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Abstract
The simulated behavior and performance of CMOS circuits operating at 2
volts was studied. A SPICE Level 3 model was developed to represent a
O.25Jlm, 2V technology. Values for the parameters of the Level 3 SPICE model
were derived for the submicron model by scaling a MOSIS 21lm CMOS model.
The MOSIS model was used as a benchmark for simulation comparisons. The
circuits used for behavior and performance comparisons were discrete transis-
..,
tors, an inverter, 2-input NAND and NOR gates, an RS latch, a full adder, and a
simple dynamic latch with transmission gates. A potential problem with the 2V
submicron technology is subthreshold current. The advantages of the 2V submi-
cron technology are increased performance, reduced power dissipation, and
reduced transistor sizes resulting in smaller area. The submicron technology
was five times faster and smaller than the MOSIS technology, and power con-
sumption was reduced by a factor of 11. The relative noise margins of the sub-
micron technology were excellent, and the overall behavior of the circuits
operating at 2 volts was sound.
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Chapter 1·
Introduction
CMOS technologies continue to scale providing more functionality, higher
integration density, and shorter switching speeds. Ultra large scale integration
(ULSI), more than ten million transistors on a single chip, is expected with the
soon emerging 0.5~m technology [1], and gigascale integration (GSI), with more
than one billion transistors on a single chip, is expected by the year 2000 [2].
Though there are many constraints with ultra- and gigascale integration,
one of the major constraints is power consumption, due to the extreme numbers
of transistors on a single chip. Power consumption can be substantially reduced
by lowering the operating voltage, as power dissipation is related to the square
of the operating voltage (P=CfV2) in a digital CMOS switching circuit. If power
consumption is reduced low enough, ceramic packages can be replaced with
plastic packages, thus reducing costs about 25 percent.
Power consumption is not the only reason to reduce the operating volt-
age. Hot carrier effects, which degrade the long term device reliability, and gate
oxide breakdown are major concerns if the· operating voltage is not scaled along
with horizontal and vertical device dimensions in deep submicron technologies.
The integrated circuit industry is already meeting system designer's
demand for lower power circuits by offering complete low power technologies
and libraries. The low power supply voltage that appears to be the standard is
3.3 volts. AT&T Microelectronics announced in July 1991, a complete three volt
library for its 0.9~m ASIC technology. In October 1991, Advanced Micro Devices
announced a 3.3V 386 CPU. Other companies have followed announcing three
volt libraries and chips for existing technologies, as well as new technologies
2
specifically optimized for 3 volt operation.
In addition to the benefits of 3 volt operation such as reduced power con-
sumption, better device reliability, and possible cost reduction, the main thrust
for 3 volt technologies comes from market demands. The 3.0V market includes
cellular phones, notebook and palmtop PCs, low end workstations (40 MHz or
less), large telecom systems (up to 56MHz), and any application requiring bat-
tery operation. Several disadvantages of the emerging low voltage market
include:
IU Lack of industry standards (3.0V vs. 3.3V)
l'1I Scarcity of companion low-voltage microprocessors, memories, and
standard logic
[J Time and effort required to recharacterize or design cell libraries to con-
form to the low voltages
mInertia among systems designers who prefer the comfort zone of 5V
operation.
The trend to low voltage system design is happening and power supply
voltage (VDD) will continue to scale as new submicron technologies emerge.
The purpose of this work is to look beyond the next one or two technological
advances (0.5Ilm and 0.351lm respectively) and analyze the behavior and per-
formance of a low voltage deep submicron technology. A 0.251lm 2.0V CMOS
technology was chosen for this work based primarily on future scaling trends
found in the literature. The first task of this work involved developing a suitable
model for simulation. The next step involved selecting a set of circuits for which
meaningful device behavior could be evaluated. The final step involved running
SPICE simulations and comparing circuit behavior and performance to the
MOSIS 21lm CMOS technology.
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The CAD tool SPICE was the simulator used for this work. The Level ~
SPICE MOSFET model was chosen as the model because of its greater accu-
racy over the Level 1 and Level 2 models. The model used as a benchmark for
the simulations was the MOSIS 2~m CMOS model.
In Chapter 2 several scaling theories are presented, and methods to
scale and optimize a device to deep submicron dimensions are investigated.
The following scaling theories are summarized.
[J Full Scaling [3].
I!I Constant Voltage Scaling [3].
[l Two parameter scaling theory by Baccarani et. al. [4].
[J Subthreshold scaling theory by Brews et. al. [5].
Chapter 3 shows the equations of the Level 3 SPICE MOSFET model,
and describes the derivation of the submicron model. There is no attempt to
alter the equations or parameters of the existing Level 3 SPICE MOSFET
model. The parameters of the model are changed where necessary to best rep-
resent the characteristics of the submicron technology. Justification is given for
each Level 3 SPICE parameter of the submicron model.
Chapter 4 discusses the circuits used to determine the performance and
behavior of the 2V technology. The derivation of device sizes for the circuits is
shown. The circuits used in this work are listed below.
mDiscrete transistors for I-V behavior
riLl Inverter for input/output characteristics
mNOR and NAND gates to determine how stacked transistors behave
II SR flip-flop for speed
ill 2-Bit Full Adder for complexity
mTransmission gates for passing of logic states
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Chapter 5 shows the simulation results between the MOSIS model and
the submicron model. Differences between the models are highlighted, and a .
performance comparison is done between the 21lm MOSIS model, the 1.251lm
and O.9J.lm AT&T technologies, and the submicron model.
Chapter 6 includes a summary of the work along with conclusions based
on the simulation results. Throughout this thesis the simulation model developed
to represent a O.25Ilm, 2V technology will be referred to as the submicron
model, or the submicron technology.
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Chapter 2
MOS Transistor Scaling Theories
2.1 Introduction
This chapter summarizes several scaling theories presented in the litera-
ture. Continuing improvements in integrated circuit fabrication technology have
made possible steady reductions in the internal dimensions of MOSFET devices
resulting in smaller transistors and increased chip integration. Table 2.1 below
shows future MOSFET scaling trends.
Table 2.1 MOSFET Scaling Trends [23]
1993-1994 1996-1997 1999-2000
Line widths 0.51lm 0.351lm 0.251lm
Power supply 3.3V 3.3V 2.0-2.5V
Gate oxide 11nm 9nm 6-7nm
thickness
Gate length
(n-channel/p- 0.5/0.6Ilm 0.35/0.351lm 0.25/0.25Ilm
channel)
Switching speed 95ps 68ps 45ps
(fanout=1 )
Drain structure
NMOS FOLD* Graded diffused Conventional
drain
PMOS Conventional Lightly doped Conventional
drain
Gate structure n+ polysilicon n+ polysilicon n+ polysilicon
NMOS NMOS
p+ polysilicon p+ polysilicon
PMOS PMOS
*FOLD: Fully Overlapped Lightly Doped Drain
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As devices are scaled to deep submicron dimensions, traditional scaling
theories such as constant voltage and full scaling no longer apply. Constant volt-
age scaling results in higher electric fields inside the MOSFET which degrades
device performance. With full scaling, the power supply voltage is reduced more
than is generally acceptable resulting in non-standard supply voltages which
makes interfacing of chips difficult. A better scaling theory, proposed by Bacca-
rani [4], is a two parameter scaling theory which scales voltages and dimensions
by different parameters, thus minimizing short channel effects. Another scaling
method, known as subthreshold scaling, proposed by Brews [5] defines an
empirical relation that identifies a bound upon a single combination of parame-
ters. If the bound is satisfied, the resulting device has long-channel subthreshold
behavior. The scaling theories mentioned above are summarized in the follow-
ing sections.
2.2 Full Scaling
The full scaling theory is based upon the constant field model formulated
by Denard [23]. This theory states that the characteristics of an MOS device can
be maintained and the basic operational characteristics preserved if the critical
parameters of a device are scaled in accordance to a given criterion. The scaled
device is obtained by applying a dimensionless factor S (S>1) to device dimen-
sions (horizontal and vertical), all voltages, and dopant concentration densities.
The scaling relations among device and circuit parameters for full scaling are
summarized in the left column of Table 2.2.
Oxide capacitances per unit area are increased by S, since gate oxide
thickness is reduced by S. Since device area is decreased by 1/S2, the absolute
values of oxide capacitance are reduced to 1/S of former values.
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Table 2.2 MOS Circuit Scaling Relationships
,
Constant
Parameter Full Scaling Voltage
Scaling
Length (L) 1/S 1/S
Width (W) 1/S 1/S
Gate oxide thickness (tox) 1/S 1/S
Junction depth (Xj) 1/S 1/S
Substrate doping (NA,No) S S2
Supply Voltage (Voo) 1/S 1
Oxide capacitances S S
Process conduction factor (KP) S S
Transistor Current (100) 1/S S
DC power consumption 1/S2 S
Propagation delay 1/S 1/S2
Power-delay product 1/S3 1/S
Device area 1/S2 1/S2
If the assumption is made that mobility does not change with scaling, the
process conduction factor KP is increased by S because oxide capacitance per
unit area is proportional to S. Transistor current is reduced by S because it is a
function of (KP)V2, which is proportional to 1/S. The increase in the process
conduction factor is overridden by the decrease in supply voltage. Propagation
delay is proportional to eV/1 and is reduced by 1/S. Power consumption is pro-
portional to Vooloo and is therefore reduced by 1/82, and power-delay product
is reduced by 1/83..
2.3 Constant Voltage Scaling
In constant voltage scaling only the device dimensions are reduced by
8
the factor S. Voltage is held constant, as is often the case to retain compatibility
in supply voltage and logic levels with present 5V MaS and TIL circuit families.
The scaling relations for constant voltage scaling are summarized in the right
column of Table 2.2. The differences between full and constant voltage scaling
are that currents and power consumption now increase by the factor S. Propa-
gation delays are reduced by 1/S2 since oxide capacitances reduce by S, and
the power-delay product is reduced by 1IS.
The 5V supply voltage has been used since the development of 5~m
technologies in the late 1970's, up to and including the present day technolo-
gies. With lateral and vertical dimensions decreased while the voltage remains
the same, Gauss' electric field law (E=V/d) indicates that the field must increase
both horizontally and vertically. Some effects of high fields and reduced channel
length are short channel effects such as subthreshold conduction and punch-
through current. Other high field effects include mobility degradation and the
generation and injection of hot carriers due to the high electric field in the chan-
nel. Hot carriers cause degradation in circuit performance due to a reduction in
transconductance and a shift in the threshold voltage. Additionally, hot carriers
are a reliability concern because the gate oxide may be broken down prema-
turely.
Drain structures such as Double Diffused Drain (DDD) and Lightly Doped
Drain (LDD) have been implemented to alleviate hot carrier problems, but are
not effective when scaling to deep submicron dimensions such as 0.25~m.
Power supply voltage must be reduced to help the problem, and this is one of
the reasons why a supply voltage of 2V was chosen for the submicron model.
2.4 Two Parameter Scaling Theory
Other limiting factors relating to threshold voltage and junction potential
9
occur when full or constant voltC:lge scaling is applied to deep submicron
devices. A large threshold voltage fluctuation occurs over an extended operating
temperature range due to the temperature variation of threshold voltage. Also,
the nonscalability of the junction built-in potential leads to a larger depletion
width relative to the device physical dimensions, and makes short channel
effects more severe. Both of the above limitations call for the threshold and sup-
ply voltages to be reduced less than would occur with traditional scaling.
The idea of the two parameter scaling theory is to identify a design crite-
ria such that local fields increase, but the shape of the electric field and potential
distributions within the scaled device are conserved. To do this, physical dimen-
sions and applied potentials are scaled by independent factors, which improve
design flexibility and keep two-dimensional effects under control. Under this the-
ory, potentials, dimensions, and impurity concentrations scale as shown below.
<1> ' = <1>he
(x', y', z') = (x, y, z) fA
(n', p', ND', NA') = (n, p, NO' NA) (A2I1e)
(2.1 )
(2.2)
(2.3)
The theory states that Poisson's equation for two different device struc-
tures is unaltered provided the above scaling relationships are applied, and that
the solutions between a non-scaled and scaled device differ only by a scale fac-
tor, thus maintaining the shape of the electric field pattern between the two
devices. However, the intensity of the electric field varies by IJ1\. and increases if
A>1\..
Table 2.3 shows the scaling factors of the two parameter scaling theory.
The scaling laws for constant voltage scaling are derived by setting 1\.=1. This
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scaling theory was used to derive first order values for oxide thickness and dop-
ing concentrations for the submicron model. Some parameters were changed
due to physical and technological limitations. The derivation of the submicron
model is discussed in detail in Chapter 3.
Table 2.3 Two Parameter Scaling Theory
Parameter Expression ScalingFactor
Linear dimensions W, L, tox, Xj 1/A.
Potentials <l>G,<I>s,<I>o 11K
Impurity concentration NA,No A.2/K
Electric field E /../K
Capacitance ACox, ACj 1/A.
Current (W/L)IlCox(VGS-VT)VOS /../~
Power looVoo /../K3
Power Density 'ooVooiA A.3/~
Gate Delay CgVooiloo lC!A.2
Power-delay product looVootd 1/A.~
Line Resistance pI/A A.
Current density looiA A.3/~
2.5 Subthreshold Scaling Theory
The scaling theory presented by Brews [5] bases device miniaturization
on subthreshold behavior. An empirical relation is identified based upon a com-
bination of parameters. If the relation is satisfied the device has long-channel
subthreshold behavior. Based on fitting experimental and computer generated
subthreshold characteristics, the empirical relation is defined as
(2.4)
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where L is the minimum channel length for which long channel subthreshold
behavior is observed. A is a proportionality factor, Xj is junction depth, Tox is
oxide thickness, and Ws + Wd is the sum of source and drain depletion depths in
a one dimensional abrupt junction. Wd is defined as
(2.5)
where the bulk Debye length, LB, is given by
(2.6)
and ~=(kTfqr1, Vos is drain to source voltage, VB1 is the built-in voltage of the
junctions, and VBS is the body-to-source reverse bias voltage.
Brews defined the boundary between a long-channel and a short-channel
device based on two criteria. The first criterion was agreement of the depen-
dence of drain current on channel length with the long channel dependence 10 -
1fL. A ten percent departure from linear dependence upon 1fL was taken to indi-
cate short-channel behavior. The second criterion was related to the depen-
dence of the subthreshold drain current on drain voltage. For long channel
devices 10 is independent of VOS in the subthreshold region when Vos>3kTfq.
Short channel devices display a drain bias dependence for all values of Vos.
Other scaling theories can be found in the literature that apply similar
concepts as those presented above. Venturi [6] presents a relaxed voltage
reduction law theory where potentials are scaled by the square root of the linear
dimensions, (VDD -1 / (JL) ) resulting in improved device performance without
threatening device reliability. Watts [7] presents more of a methodology on
device scaling rather than a general scaling theory. MOS transistor parameters
are related to various criteria imposed by device and circuit operation. The crite-
12
ria are set to avoid problems such as barrier lowering, bulk punch-through, para- .
sitic capacitance, back-bias sensitivity of threshold voltage, hot carrier effects,
zero gate bias current, and inadequate noise margin. Several rules of thumb
and formulas are presented to minimize the impact of the problems.
13
(3.1 )
Chapter 3
Scaling a level 3 SPICE Model to Submicron Dimensions
3.1 Introduction
This chapter describes the scaling of a MOSIS 21lm CMOS model to a
2V, 0.251lm model. The characteristics and limitations of the Level 3 SPICE
model are discussed and each parameter of the Level 3 model is described. The
derivation of the scaled parameters for the submicron model is shown.
3.2-The Level 3 SPICE MOSFET,Model
The Level 3 MOSFET model is a semi-empirical model developed to sim-
ulate short- channel devices. The parameters of the model are shown in Table
3.1. The basic equations have been proposed by Dang [10]. Many of the equa-
tions in the model are empirical to improve precision and to minimize the com-
plexity of the calculation. Short channel effects are introduced in the calculation
of threshold voltage and mobility. The current in the linear region is given by
1 + Fa
'os = B(VGs - VTH - 2 Vos) Vos
where
(3.2)
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Table 3.1 Parameters of Level 3 SPICE MOSFET Model
Parameter Symbol Definition
L L Channel length
W W Channel width
TOX Tox Thin oxide thickness
XJ XJ Metallurgical junction depth
NSUB Nb Substrate doping
VTO VTO Zero-Bias threshold Vo~age
LD Xjl Lateral diffusion
TPG TpG Type of gate material
xac Xac Coefficient of channel charge share
NSS Nss Surface state density
VMAX VMAX Maximum drift velocity of carriers
UO J.lo Surface mobility
KP KP Transconductance parameter
PHI 2lJ>F Surface inversion potential
GAMMA 'Y Body-effect parameter
PB lJ>j Bulk-junction potential
CJ CJ Zero-bias bulk capacitance
CJSW CJSW Zero-bias perimeter capacitance
CJDO CJDO Gate-drain overlap capacitance
CJSO CJSO Gate-source overlap capacitance
RSH RSH Sheet resistance
NFS NFS Fast surface state density for subthreshold conduction
DELTA B Width effect on threshold voltage
THETA e Mobility modulation ~
ETA T\ Static feedback
KAPPA 1C Saturation field factor
IS Is Bulk junction saturation current
JS Js Bulk junction saturation current
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Table 3.1 Parameters of Level 3 SPICE MOSFET Model
Parameter Symbol Definition
MJ MJ Bulk junction bottom grading coefficient
MJSW MJSW Bulk junction sidewall grading coefficient
FC Fe Coefficient for forward-bias depletion capacitance
AF AF Flicker noise exponent
KF KF Flicker noise coefficient
Wp = XoJ<pj - Vas
Xo = J2e/qNA
(3.3)
(3.4)
(3.5)
(3.6)
(3.7)
(3.8)
(3.9)
2
We Wp (Wp )X = 0.0831 + 0.8014y - 0.0111 Y .
J J J
Short channel effects are incorporated into terms VTH, Fs• and ~, while
the term Fn introduces the narrow channel effect. The parameter () in equation
3.4 expresses empirically the dependence of threshold voltage on VDS where
simulations with two dimensional programs have shown a linear variation of VTH
vs. VDS [16]. Wp is the thickness of the depleted region on the flat source junc-
tion, and Wc is the thickness of the depleted region of the source-substrate junc-
16
tion.
The Level 3 model includes a decrease in the effective mobility with the
average electrical field between the source and the drain. The effective mobility
is given by equation 3-10, where Ils is the dependence of mobility on the gate
electric field.
where
~s
~eft = 1+ V / L~s DS Vmax eft
(3.10)
(3.11 )
The saturation voltage of the Level 3 model is modified by the parameter
vmax' and is expressed as
(3.12)
where
(3.13)
(3.14)
The modulation of the channel length in saturation is given by
where
(3.16)
and K is an empirical fitting term that modifies the slope of the transistor IN
curve in saturation.
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Some of the limitations of the model are listed below.
c There is no consideration of nonuniform doping concentrations which
occurs in ion implantation, which is used in current processes.
Ell Models for breakdown and punch-through are missing.
c Models for tunneling effects in the gate oxide, due to hot electrons, are
missing.
I!I The transition region between strong and weak inversion is not precise.
A region of moderate inversion, where both drift and diffusion occurs,
is not modeled.
I:J The modeling of drain structur.es, which are often used in present tech-
nologies and will most probably be incorporated in future submicron
technologies, is lacking. The drain structures are generally designed
for hot carrier effects; some examples are lightly doped drain (LDD),
buried lightly doped drain (BLDD), double-diffused drain (DDD), dou-
ble-implant LDD (DI-LDD), and LDD with a buried channel [11].
Despite the limitations of the Level 3 model, it is not in the scope of this
thesis to modify the existing model. Only the parameters of the Level 3 model
are changed to represent a O.25Jlm, 2V device. The goal was to develope a sub-
micron transistor model that produces reasonable IN characteristics at 2V VDD,
suitable for performance analysis.
3.3 Derivation of the Submicron Model
A summary of the parameters for the MOSIS and the submicron model
are shown in Table 3.2. The remainder of this section describes how the param-
eters for the submicron model were determined. The general format of the fol-
lowing sections is as follows. First, a summary of the MOSIS and submicron
model parameters are presented in a table, followed by a discussion on the
18
effects the parameter has on the model and on device behavior. Lastly, if appli-
cable, equations for the derivation of the model parameters are shown.
Table 3.2 MOSIS and Submlcron Device Parameters
211m MOSIS Model Submicron model
Parameter Units
NMOS PMOS NMOS PMOS
L 2.0 2.0 0.35 0.35 11m
TOX 40e-9 40e-9 8e-9 8e-9 m
VDD 5.0 5.0 2.0 2.0 V
XJ 0.15e-6 0.05e-6 0.15e-6 0.05e-6 m
NSUB 8e15 6e15 1.3e17 1.0e17 cm-3
VTO 0.78 -0.75 0.35 -0.35 V
LD 0.2e-6 0.2e-6 0.05e-6 0.05e-6 m
TPG +1 -1 +1 -1 -
XQC 4.0 2.65 - - -
NSS 1e11 1e11 1e11 1e11 cm-2
VMAX 5.1e4 3.0e4 7.ge4 5.0e4 m/sec
UO 650 255 245 80 cm2Nsec
KP 56.1 e-6 22e-6 141 e-6 46.1 e-6 AN2
PHI 0.692 0.677 0.828 0.814 V
GAMMA 0.597 0.517 0.360 0.316 Vo.s
PB 0.8 0.8 0.94 0.93 V
CJ 2.5e-4 1.95e-4 10.6e-4 9.3ge-4 F/m2
CJSW 5e-10 3.5e-10 5.0e-10 4.5e-10 F/m
CJDO 1.95e-10 1.95e-10 2.ge-12 2.ge-12 F/m
CJSO 1.95e-10 1.95e-10 2.ge-12 2.ge-12 F/m
.
RSH 36 100 30 30 Q/D
NFS 1e12 1e12 1e11 1e11 cm-2
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Table 3.2 MOSIS and Submicron Device Parameters
2~m MOSIS Model Submicron model
Parameter Units
NMOS PMOS NMOS PMOS
DELTA 1.4 1.0 1.4 1.0 -
THETA 0.06 0.06 0.06 0.06 -
ETA 0.06 0.06 0.001 0.001 -
KAPPA 0.4 0.4 0.05 0.1 -
IS 5e-16 5e-16 5e-16 5e-16 A
JS 1e-5 1e-5 1e-5 1e-5 Alm2
MJ 0.76 0.535 0.76 0.535 -
MJSW 0.34 0.3 0.34 0.3 -
Fe 0.5 0.5 0.5 0.5 -
AF 1 1 1 1 -
KF 0 0 0 0 -
3.3.1 Channel Length
Table 3.3 Channel Length
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
L 2.0 2.0 0.35 0.35 ~m
A drawn channel length of 0.35~m (0.25 ~m effective) was chosen for the
submicron model. This choice was based on scaling trends found in the litera-
ture [4][8][9], and on trial and error. Initially a channel length of 0.15~m was used
in the model but significant short channel effects were seen in the subthreshold
region of operation. This will be further discussed when subthreshold character-
istics of the model are examined.
By defining channel length, the scaling factor Aof the two parameter scal-
ing theory gets defined by dividing the effective MOSIS channel length by the
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effective submicron channel length, resulting in a linear scaling factor of 6.4.
').. = 1.6/0.25 = 6.4
3.3.2 Thin Oxide Thickness
Table 3.4 Thin Oxide Thickness
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
TOX 40-9 40-9 8e-9 8e-9 m
(3.17)
From Table 2.3 oxide thickness scales by 1fA resulting in a 6nm gate
oxide thickness. This value is too aggressive based on gate oxide breakdown
and reliability concerns. Therefore, a value of 8nm was chosen, which is proba-
bly closer to the physical limitations of reliably grown thin oxides.
Short channel effects are minimized if the oxide is thin, as implied in the
empirical relation by Brews [5]. Additionally, a thinner gate oxide results in
higher drive capability which is preferable in logic circuits with long unsealed wir-
ing, as is often the case in VLSI chips. Gate oxide breakdown is a limiting factor
for thin oxides. Before breakdown is reached, the Fowler-Nordheim (F-N) tunnel
current flows when a high electric field is applied across the oxide [12]. Osburn
and Ormond [13] suggest the maximum gate field applied across the oxide
should be one half the maximum electric field that causes oxide breakdown, and
that the power supply voltage is limited by leakage caused by the F-N tunnel
current. The equation for determining thin oxide thickness based on F-N tunnel
current and maximum gate fields is
(3.18)
where BVG is the gate oxide breakdown voltage, Em is the maximum electric
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field that causes oxide breakdown, and <lG is the electric field change fora F-N
/
current change of one decade.
3.3.3 Power supply voltage
Table 3.5 Power Supply Voltage
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
VDD 5.0 5.0 2.0 2.0 V
Thin oxide thickness and power supply voltage are interrelated parame-
ters. The upper boundary for VDD is determined by the thin oxide considerations
mentioned above, and by hot carrier effects which degrade device reliability.
Lower limits are set by threshold voltage and noise margin limits. The lower limit
is of little significance for performance considerations since the VDD value
should be as high as possible for high speed operation. VDD was chosen to be
2.0V based on the work of Tanaka [14]. Tanaka presents Tox versus VDD
planes with constraints such as F-N tunneling, direct tunneling, short channel
effects, maximum loft current, and reliability considerations. Based on these
plots a 2V power supply is an acceptable maximum operating voltage for a gate
oxide of 8nm.
Hot carrier reliability is a concern for submicron devices. Watts [7] pre-
sents a compilation of five studies concerning the highest voltage allowed for
each effective channel length, based on short-term degradation results. Based
on this plot, a 2V VDD is a safe voltage for hot carrier reliability for a device with
an effective channel length of 0.25~m.
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3.3.4 Metallurgical Junction Depth
Table 3.6 Metallurgical Junction Depth
21lm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
XJ 0.15e-6 0.05e-6 0.15e-6 0.05e-6 m
With shallower junctions, two-dimensional effects become smaller and
overlap capacitance is reduced. However, series resistance and fabricational
difficulties increase. On the other hand, junction depths that are deeper than the
channel implant region reduces parasitic capacitance between junction and sub-
strate [15]. With deeper junctions comes the risk of bulk punchthrough and bar-
rier lowering.
The value of XJ in the Level 3 SPICE model is empirical, and is incorpo-
rated in equation 3.5, which expresses the effect of the short channel in thresh-
old voltage calculation. The physical value of the junction depth in the 211m
MOSIS process is approximately one micron. Using the scaling theory of Bacca-
rani, the junction depth for the new model scales by A, previously calculated to
be 6.4. Therefore, the physical value for XJ for the submicron model is
Xj(n,p) = 1/A = 0.156Ilm. (3.19)
The values of XJ for the submicron model were kept the same as the
MOSIS model because reasonable simulation results were obtained. The junc-
tion depths of 0.251lm devices found in the literature [4][8][9] ranged from
0.081lm to 0.15Ilm, which is close to the physical value of XJ calculated in equa-
tion 3.19.
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3.3.5 Substrate Doping
Table 3.7 Substrate Doping
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
NSUB 8e15 6e15· 1.3e17 1.0e17 cm<J
The substrate doping scaling, as defined in Table 2.3, is 'A,2/K. The linear
dimension scaling factor, 'A" was defined previously in equation 3.17. The poten-
tial scaling factor, K, is defined by the power supply scaling and is
K = 5.0 V/2.0 V = 2.5. (3.20)
The calculated values of the NMOS and PMOS substrate doping are shown in
Table 3.7.
3.3.6 Zero Bias Threshold Voltage
Table 3.8 Zero Bias Threshold Voltage
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
VTO 0.78 -0.75 0.35 -0.35 V
The selection of threshold voltage is generally based on noise margin
requirements with a compromise between drive capability and off current. The
larger the threshold voltage the better the off current is, and a smaller threshold
voltage results in more drive current, as it is proportional to drain current (VG-
VTH)·
Watts [7] suggests, as a rule of thumb, a supply voltage to threshold volt-
age ratio of VTH - Voo/4 or Voo/5. For the submicron model a threshold voltage
of 0.35V was chosen as a compromise between the rule of thumb suggested by
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Watts, and the simulated subthreshold characteristics (loft).
3.3.7 Lateral Diffusion
Table 3.9 Lateral Diffusion
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
LD 0.2e-6 0.2e-6 0.05e-6 0.05e-6 m
The lateral diffusion parameter was chosen to be 0.05Jlm for a total
reduction from drawn gate length of 0.1 Jlm. The advantage of reducing lateral
diffusion is to reduce gate-to-source and gate-to-drain capacitance. Processing
techniques and processing tolerances will have to be improved to reliably manu-
facture devices with this type of precision.
3.3.8 Type of Gate Material
Table 3.10 Type of Gate Material
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
TPG +1 -1 +1 -1 -
The parameter TPG represents the type of gate material. The value -1 is
used if the polysilicon is doped the same as the substrate, and +1 if it is of the
opposite type. For the submicron model it is assumed that the substrate will be
p-type, as it is for the 2Jlm MOSIS process, and that p+ polysilicon gates are
used for p-channel devices and n+ polysilicon gates are used for n-channel
devices. This type of design leads to a symmetric CMOS technology in which
the p-channel and n-channel devices are as similar as possible. An advantage
of symmetric polysilicon gates is that the oxide fields over the drains are kept to
a minimum, being either p+ gates of p+ drains, or n+ gates over n+ drains [7] .
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3.3.9 Coefficient of Channel Charge Share
Table 3.11 Coefficient of Channel Charge Share
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
XQC 4.0 2.65 - - -
The Meyer's piecewise-linear capacitance model is used rather than the
charge- controlled model of Ward and Dutton. Therefore the parameter XQC is
not specified in the submicron model. The model of Ward and Dutton is known
to have convergence problems.
3.3.10 Surface State Density
Table 3.12 Surface State Density
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
NSS 1e11 1e11 1e11 1e11 cm-2
The parameter NSS is used in the calculation of zero-bias threshold volt-
age shown in the equation below.
(3.21 )
Since the value of VTO is specified in the submicron model, the parame-
ter NSS is not used in the calculation, and therefore was kept the same as the
MOSIS model.
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3.3.11 Maximum Drift V~locity of Carriers
Table 3.13 Maximum Drift Velocity of Carriers
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
VMAX 5.1e4 3.0e4 7.ge4 5.0e4 m/sec
The parameter VMAX is used in the calculation of effective mobility and
in the saturation voltage. The model includes a decrease in effective mobility
with the average electrical field between the source and drain, shown in equa-
tion 3.10. The sat.uration voltage is modified by VMAX by the theory that the sat-
uration voltage is reached when the carriers reach the limit speed VMAX.
To determine the value of VMAX for the submicron model the following
approach was taken. Based on the two parameter scaling theory the electric
field scales by IJl\. or approximately 2.6. First, by knowing VMAX of the MOSIS
model, the electric field for both the n- and p-channel devices was found by
using the empirical relation for drift velocity given by Muller and Kamins (p. 37)
[17].
E[ 1 ]1/~
IVJ = v'Ec 1+(E/Ec)~
where vI, Ee• and ~ are constants shown in the table below.
Table 3.14 Parameters for Field Dependence of Drift Velocity
Parameter Electrons Holes
vI (cm/s) 1.07e7 8.34e6
Ee (V/cm) 6.91 e3 1.45e4
~ 1.11 2.637
(3.22)
Next, the electric fields were determined for the submicron model by scal-
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ing E of the MOSIS model by 'All\.. Then the drift velocity formula in 3.22 was
used to calculate VMAX for both the n- and p-channel devices.
As a device goes from the linear to the saturation region with increasing
Vos. the carrier drift velocity eventually saturates when a critical lateral field is
reached. In short-channel devices, this field is reached only a short distance
from the source, resulting in velocity saturation. The corresponding current satu-
ration occurs at approximately the same low value of VOsat' independent of gate
voltage [18]. The higher the velocity saturation in short-channel devices, the
lower the constant saturation voltage. Another effect of velocity saturation is the
slopes of the los-Vos curves in the saturation region, for different gate voltages,
are parallel to each other. For long channel devices, since the Vos saturation
voltage is dependent on the gate voltage, the saturation slopes are different.
3.3.12 Surface Mobility
Table 3.15 Surface Mobility
2/lm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
UO 650 255 245 80 cm2Nsec
With increasing channel doping and higher electric field strength in
scaled devices, mobility roll-off under high electric fields is an important factor in
determining device performance. The mobility of electrons and holes at the Si-
Si02 interface are affected both by the perpendicular and parallel electric fields
[19]. Mobility also decreases with increasing bulk doping. The mobility as a func-
tion of parallel and perpendicular electric fields is
, 28
(3.23)
where En and E.L are the parallel and perpendicular electric fields respectively,
and Ecx• Ecy• and Xare constants. ~ is the low field mobility independent of En
and E.1' En is defined by
(3.24)
for VOS<VOsat. where Vos is the drain-source voltage, and Left is the effective
channel length. E.L is defined as
(3.25)
where Esi is the permittivity of silicon,and Qs is
(3.26)
and QN in the strong inversion region is given by
(3.27)
where <l>t is
(3.28)
eoen and Muller [20] have determined the values of 11o. Ecx, Ecy, and X,
and the values are shown in Table 3.16.
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Table 3.16 Mobility Parameters for Surface Mobility Calculations
Jlo Ecx Ecy X(cm2Nsec) (V/cm) (V/cm)
Electrons 850 4.2e5 8.7e3 2.9
. Holes 210 5.2e5 1.2e4 2.6
The value of VDS used for the parallel field calculation was 0.25V. For the
calculation of QN the value used for (VGS-VTH) was (2.0 - 0.35), since the equa-
tion holds for cases of strong inversion. The calculated values for surface mobil-
ity for the submicron model, using equation 3.23, are shown in Table 3.14.
3.3.13 Transconductance Parameter
Table 3.17 Transconductance Parameter
21lm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
KP 56.1 e-6 22e-6 141 e-6 46.1 e-6 A1V2
The transconductance parameter is calculated as
(3.29)
where Cox is
(3.30)
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3.3.14 Body-Effect Parameter, Surface Inve'r'slon and Bulk-Junction Potential
Table 3.18 Surface Inversion Potential, Body-Effect Parameter, and Bulk-Junction
Potential
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
PHI 0.692 0.677 0.828 0.814 V
GAMMA 0.597 0.517 0.360 0.316 Vo.s
PB 0.8 0.8 0.94 0.93 V
The parameters in Table 3.18 are derived by direct calculations, using
previously defined parameters. The surface inversion potential is
(3.31 )
(3.32)
The equations for the body-effect parameter are
(3.33)
(3.34)
The bulk-junction potential parameter is calculated as shown in equation
3.35, assuming the n+ and p+ doping is 1e19cm3.
(3.35)
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3.3.15 Capacitances CJ, CJSW, CGDO, CGSO
Table 3.19 Capacitances CJ, CJSW, CGDO, CGSO
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
CJ 2.5e-4 1.95e-4 10.6e-4 9.3ge-4 F/m2
CJSW 5e-10 3.5e-10 5.0e-10 4.5e-10 F/m
CJDO 1.95e-10 1.95e-10 2.ge-12 2.ge-12 F/m
CJSO 1.95e-10 1.95e-10 2.ge-12 2.ge-12 F/m
The zero-bias bulk capacitance, CJ, is calculated as follows.
(3.36)
The zero-bias perimeter capacitance CJSW is calculated using the phys-
ical dimension rather than the empirical value for XJ.
CJSW = f10 (XJ) (CJ) (3.37)
The gate-drain and gate-source overlap capacitances are defined in
equation 3.38.
CGDO = CGSO = CoxLD
3.3.16 Sheet Resistance
Table 3.20 Sheet Resistance
2~m MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
RSH 36 100 30 30 Q/O
(3.38)
As MOSFETs are scaled into the submicron regime, intrinsic source and
drain series resistance becomes more important. Due to the increase in current
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and in transconductance that occurs with scaling, the IR drop across the series
resistance can no longer be ignored.
The parasitic series resistance of an MOS device limits the drain current
and the gain of the device and raises as well the low logic level, which impairs
noise immunity margins. This resistance consists of the source/drain junctions,
the contact resistance between the silicide and junctions (for the silicided
source/drain), or between metal contact and source/drain junctions (for the unsi-
Iicided case).
The sheet resistance parameter RSH is a difficult parameter to derive for
the scaled device. To accurately predict the series resistance of the MOSFET,
some idea of physical layout, design rules, drain engineering, and processing
must be known. These parameters are difficult to predict, as future advances in
processing technology will likely invalidate any assumptions made. The physical
layout and design rules provide information on the extent of the source/drain
regions and the placement and number of contact windows, all of which are
~
important parameters in determining sheet resistance. The type of drain engi-
neering, (Le. LDD, DI-LDD, etc.) in addition to the extent of the structure must be
known since the resistance of these lower doped structures become critical as
devices scale. Additionally, it must be known if silicided or non-silicided source/
drain regions are used.
The following assumptions can be made concerning a O.25~m technol-
ogy. Silicided source/drain structures will used to reduce diffusion sheet resis-
tance. The disadvantage of this is susceptibility to electrostatic discharge (ESD)
damage on I/O buffers. Trade-offs on performance (Le. series resistance) ver-
sus reliability (Le. hot carrier generation) and short channel effects will be made
in drain engineering. Davari [21] used conventional drain structures in a O.25~m
33
technology, justifying hot carrier immunity from the reduced operating voltage.
One method to determine series resistance is to use the scalable
Lambda based design rules of Mead and Conway [22] to estimate the neces-
sary dimensions. The parameters of importance are minimum gate-to-window
spacing, minimum window contact area, and minimum diffusion overlap of win-
dow. Once these dimensions are known, some reasonable calculations can be
made for series resistance. The disadvantage of this method is that the design
rules are only a crude estimate, so the results will not be accurate.
A better approach is to minimize the dependence on physical aspects of
the device by determining how much resistance a MOSFET can tolerate before
circuit performance is affected. Watts [7] showed that degradation of transcon-
ductance and current in the linear region is approximately six times as much as
that in the saturation region. A rule of thumb is given, stating that the tolerable
series resistance on each side of the source and drain should be chosen around
10% of the channel resistance in the triode region. Watts also shows a plot of
tolerable series resistance versus channel length. From this plot the tolerable
series resistance (Rs=Ro) for a 0.251lm device is 150 Q-Ilm and 300 Q-Ilm for
an n-channel and a p-channel device respectively.
Baccarani also addresses the issue of tolerable series resistance for
device performance. He suggests that, to limit current degradation to less than
five percent, the technology must provide a source resistance less than 228 Q-
Ilm. In general, the results from his study suggests that a parasitic source resis-
tance of a few hundred ohms-Ilm is tolerable at the quarter-micron channel
level.
For the submicron model, the values of tolerable series resistance sug-
gested by Watts were used. The values were implemented by choosing a RSH
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value of 30 Dlsquare for both the NMOS and PMOS transistor. Then based on
the width used in actual simulation, the resistance value was modified on the
calling line of the circuit description by the parameter NRD and NRS (number of
squares). For example, for a 5Jlm wide n-channel device, the series resistance
is RslW (150 n-Jlm/5Jlm) or 30 n. To get 30 n the value of NRD and NRS in the
device calling line was set to NRD=1, NRS=1. Likewise, for a 10Jlm wide p-
channel device, the series resistance is 300n-Jlm/10Jlm, or 30 n. Therefore, the
value of NRS and NRD was set equal to one on the device calling line.
3.3.17 Fast Surface State Density for Subthreshold Conduction
Table 3.21 Fast Surface State Density for Subthreshold Conduction
21lm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
NFS 1e12 1e12 1e11 1e11 cm-2
Fast surface state or interface trapped charges are charges located at the
Si-Si02 interface with energy states in the silicon-forbidden bandgap, which can
exchange charges with silicon in a short time. The chemical composition of the
interface, as a consequence of thermal oxidation, is a single-crystal silicon fol-
lowed by a monolayer of SiOx (incompletely oxidized silicon), then a strained
region of Si02 roughly 10-40 Adeep, with the remainder being stoichiometric,
strain free, amorphous Si02 [24].
Interface trapped charges can adversely affect device performance if
their densities are not controlled. The characteristics affected by increases in
interface traps are:
m threshold voltage variations
mil drain junction breakdown voltage is decreased for a p-channel device
and increased for an n-channel device
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c gain or transconductance is reduced
[J high drain junction leakage currents
El flicker noise increases [26].
Typical numbers are around 1010cm-2. The number in the MOSIS model
seems high considering the technology. Therefore, the number chosen for the
submicron model was 1011 cm-2, which is a compromise between the typical and
the MOSIS value.
The parameter NFS, in the Level 3 model, determines the slope of log IDS
vs. VGS curve. The current in weak inversion is
(3.39)
where
(3.40)
(3.41 )
(3.42)
The value of Von determines the boundary between strong and weak inversion.
The parameter NFS is important in that it defines subthreshold leakage
current or loft. loft is defined as the drain current with Vgs=OV (for n-channel
device), and VDS equal to the maximum operating voltage. Subthreshold current
is important in circuits such as high density DRAMs, SRAMs, and logic circuits,
as well as low power, battery backup circuits.
In DRAM circuits the access transistor leakage determines the charge
hold time in the cell, thereby defining the refreshing time of the whole circuit.
Subthreshold leakage in pUll-down and access devices in SRAM design affects
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the standby current in the chip. In logic chips such as ASICs, Digital Signal Pro-
cessors, or microprocessors, the loft requirement is less stringent; leading to
trade-offs between power requirements and high current drive. As integration
increases toward ULSI, subthreshold current becomes increasingly important in
logic chips, due to the vast quantity of devices on a chip.
A typical loft specification is 1nAillm width of transistor at 125°C junction
temperature [11]. The values of subthreshold current measured for each model
will be discussed in detail in Chapter 5.
3.3.18 Empirical Fit Parameters DELTA, THETA, ETA, and KAPPA
Table 3.22 Empirical Fit Parameters DELTA, THETA, ETA, and KAPPA
21lm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
DELTA 1.4 1.0 1.4 1.0 -
THETA 0.06 0.06 0.06 0.06 -
ETA 0.06 0.06 0.001 0.001 -
KAPPA 0.4 0.4 0.05 0.1 -
The parameters shown in the Table 3.22 are empirical fit parameters and
were modified to produce reasonable IN characteristics. The parameter DELTA
modifies the narrow-channel effect in the model, as shown in equation 3.6. This
equation is incorporated into the calculation of threshold voltage, shown in equa-
tion 3.3. The parameter THETA modifies the dependence of mobility on the gate
electric field, and is shown in equation 3.11. The parameter ETA modifies the
dependence of the threshold voltage on VDS' and is shown in equation 3.4. The
parameter KAPPA, shown in equation 3.5, modifies the slope of the transistor 1/
V curve, and simulates the modulation of channel length in saturation.
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3.3.19 Parameters IS, JS, Fe, AF, KF, MJ, MJSW
Table 3.23 Parameters IS, JS, Fe, AF, KF, MJ, MJSW
2Jlm MOSIS Model Submicron Model
Parameter Units
NMOS PMOS NMOS PMOS
IS 5e-16 5e-16 5e-16 5e-16 A
JS 1e-5 1e-5 1e-5 1e-5 Alm2
MJ 0.76 0.535 0.76 0.535 -
MJSW 0.34 0.3 0.34 0.3 -
FC 0.5 0.5 0.5 0.5 -
AF 1 1 1 1 -
KF 0 0 0 0 -
The parameters shown in Table 3.23 were not changed from the MOSIS
model. The parameters IS, JS, and FC deal with forward biased junctions.
Parameters AF and KF are for noise analysis, which was not considered in this
work. MJ and MJSW are junction grading coefficient parameters.
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·Chapter 4
Circuits for Performance Evaluation
4.1 Introduction
The parameters of the Level 3 submicron model were described in detail
in Chapter 3. With the description of the model complete, the next steps are to
define the architecture with which to evaluate the model, design the transistor
sizes for the circuits, and determine the methodology for circuit simulation. The
remainder of this chapter describes these tasks.
4.2 Routing Capacitance
The circuit simulations for performance evaluation were done under two
loading conditions: a fanout of three and a fanout of ten. More meaningful delay
information could be derived this way rather than simulating the circuits intrinsi-
cally. This leads to the problem of what to assume for routing or interconnect
capacitance. This issue becomes more of a concern in submicron technologies
because routing capacitance generally does not scale well, and could easily
swamp input gate capacitance values.
Routing capacitances between metal and poly layers and the substrate
can be approximated using a parallel plate model (C=AElt), where A is the area
of the parallel plate capacitor, t is the insulator thickness, and E is the dielectric
constant of the insulating material between the plates. This approximation
ignores fringing fields, where the effects of the fringing fields are to increase the
effective area of the plates. For a 211m process the fringing capacitance of a
metal or poly wire can be as high as the parallel plate capacitance [25].
There are many unknowns involved in calculating an average routing
capacitance for a O.251lm technology. Some of these unknowns are the layers of
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interconnect (3, 4, possibly 5), the thickness of the interconnects, and the thick-
ness and type of insulating materials. So rather than calculate a number directly,
an average routing capacitance was derived by ratioing average routing capaci-
tances from previous technologies. Average routing capacitances were found
for AT&T's 1.75jlm, 1.25jlm, and O.9jlm CMOS technologies. A value of average
routing capacitance for a O.25jlm technology was determined by extrapolation to
be 0.06pF/fanout. The value used for the MOSIS simulations was O.2pF/fanout,
based on the value used for AT&T's 1.75jlm CMOS technology.
4.3 Transistor Sizing
The selection of transistor sizes is important because it ultimately deter-
mines the performance of the circuit. There is also a trade-off between perfor-
mance and area. With the submicron technology geared for ULSI and possibly
GSI, the area of the individual circuits becomes crucial. Ultimately, there is com-
promise between performance and size, and this issue was addressed in deter-
mining the transistor sizes for the circuits used in the performance evaluation.
Several criteria were defined prior to determining transistor sizes. The
first criterion was that a standard cell methodology was to be used. That is, one
size is used for an n-channel device, and one size is used for a p-channel
device. There is no attempt to optimize the circuits with different transistor sizes
for each circuit. This approach is taken by many ASIC (Application Specific Inte-
grated Circuits) vendors, including AT&T. The next criterion is that the switching
points of the circuits be as close to Voo/2 as possible. This is very important
because of the lack of noise margin that can be expected at 2V operation.
Two approaches were investigated for transistor sizing. The first
approach was to scale the transistor widths by the same scaling factor used for
the other linear dimensions in the model. The second approach scales the tran-
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sistor width according to the Ion ratio of the MaSIS and the submicron model.
,
(Ion is the D.C. drain current of a fully turned on device (VGS=VOS=Voo)), The
Ion ratio is defined as
lonMOSIS x WMOSIS = lonsubmicron x Wsubmicron' (4.1 )
where W is the transistor channel width. The theory behind Ion scaling is that
the drive current is kept the same between the technologies, but the perfor-
mance is increased because the capacitance being driven (gate capacitance) is
less. This is true as long as routing capacitance doesn't swamp input gate
capacitance.
To determine the Ion scaling factor SPICE simulations were run on both
the MaSIS and submicron model with VGS=VOS=Voo, temperature equal to
25°C, and the channel widths of both models equal to 30llm. The results are
shown below in Table 4.1.
Table 4.1 Ion Simulations
P channel lon-P N channel lon-NTechnology Voo length (mA) length (mA)(Ilm) (Ilm)
MaSIS 5.0 2.0 1.3 2.0 2.673
Submicron 2.0 0.35 3.071 0.35 6.757
Based on the data in Table 4.1 the Ion scaling factor equals 2.5. There-
fore, dividing the MaSIS transistor widths by 2.5 will produce a drive capability
for the submicron model at 2V equal to the drive capability of the MaSIS model
at 5V.
The transistor sizes used for the MaSIS model, in microns, were (WI
L)p=35.6/2 and (W/L)N=24.9/2, for the p- and n-channel devices respectively.
These ratios are consistent with AT&T's 1.751lm technology, which is compara-
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ble to the MOSIS 211m technology. The device sizes for the submicron model are
shown in Table 4.2, where the sizes based on Ion and linear dimension scaling
are shown, along with the actual sizes selected for the circuits.
Table 4.2 Submicron Transistor Sizes
Submicron Device Sizes Ion Scaling Linear Scaling Actual Values used
P-channel (W/L) 14.25/0.35 5.93/0.35 8.0/0.35
N-channel (W/L) 9.95/0.35 4.15/0.35 4.0/0.35
To derive the final values for the submicron circuits an inverter circuit was
simulated while monitoring speed and the switching point. The Ion scaling sizes
produced extremely fast delays, but the sizes were too large for a quarter micron
technology based on the transistor density predicted for this technology. The lin-
ear scaling produced reasonable results, except the switching point was too low.
I
The p-transistor was increased to bring up the switching point, resulting in the
values shown in Table 4.2. The values of 8 and 4 microns for p- and n-channel
transistor widths is a compromise between area and performance, and repre-
sents a significant height reduction over the MOSIS technology, while still main-
taining a performance advantage.
The results shown in Table 4.2 reveal an interesting point worth mention-
ing. Originally, Wn and Wp were scaled according to the mobility ratio 1lr/llp~2.5.
Now, it is expected that Iln-Ilp due to high field effects, resulting in Wn~Wp. This
was not the case as seen by the transistor sizes in Table 4.2. Due to circuit con-
siderations such as switching point and symmetric propagation delays, the
derived transistor widths were Wp~2Wn.
4.4 Circuits for Behavioral and Performance Evaluation
The circuits chosen for the behavioral and performance evaluation are
representative of the types of architectures found in any large-scale CMOS inte-
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grated circuit.. The circuits used in the evaluation are an inverter, a two input
NOR and NAND gate, an SR flip-flop, a full adder, and a simple latch with trans-
mission gates. The behavior of discrete n- and p-channel transistors were also
evaluated. Simulations were run with both the MOSIS and submicron models so
comparisons could be made between the technologies. The remaining sections
in this chapter describe the circuits used in the simulations.
4.4.1 N- and P-Channel Transistors
Individual n- and p-channel transistors were simulated to evaluate device
behavior. The traditional IN curves were investigated for any short channel
effects. Subthreshold behavior was analyzed for subthreshold slope and for loft
(ID when VGS=OV). Threshold voltage variation was monitored for a maximum
VSS (body-to-source voltage), and maximum transconductance was measured
by taking the derivative of the ID vs. VGS curve for a transistor operating in the
linear region.
4.4.2 Inverter
The transfer curve for an inverter was simulated to determine VOH, V1H,
V1L, and VOL for noise margin calculations. Additionally, transient simulations
were done to determine propagation delay. The following specifications were
used for all the propagation delay simulations done in this work.
Ell The input(s) of the cell under test were driven by an inverter circuit for
realistic input slew rates.
EJ The ideal voltage source had an input slew rate of 5V/ns.
Em The simulations were done with a fanout of 3 and 10 for output loading.
4.4.3 NAND and NOR Gates
Two input NAND and NOR gates were simulated for propagation delay.
Particular attention was paid to the waveforms for any peculiarities due the
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stacked n- and p-devices.
4.4.4 RS Latch
This circuit was simulated to determine the speed of operation. The cir-
cuit consists of two cross-coupled two input NOR gates, and is shown in Figure
4.1. Delays were measured from inputs Rand 8, to outputs a and aN.
R
8
}---&-a
I-----m-- aN
Figure 4.1 RS Latch Circuit
4.4.5 2·Bit Full Adder
The full adder circuit was simulated for its degree of complexity. All logic
states were simulated by exercising the full adder truth table, and several path
delays were measured. The symbol for the full adder is shown below in Figure
4.2, and the truth table is shown in Table 4.3.
A---
B---
C---
---ZSN
---lCN
Figure 4.2 2·Bit Full Adder Symbol
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Table 4.3 Truth Table for 2·Bit Full Adder
Inputs Outputs
A B C ZSN ZeN
0 0 0 1 1
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 0 0
4.4.6 Simple Dynamic Latch with Transmission Gates
The simple dynamic latch with transmission gates is shown below in Fig-
ure 4.3. This circuit tested the functionality and behavior of transmission gates,
and verified the ability of the transmission gates to pass logic states.
CK2
IN--K A c z
CK1 CK2
Figure 4.3 Simple Dynamic Latch with Transmission Gates
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Chapter 5
Simulation Results
5.1 Introduction
This chapter shows the simulation results for the circuits discussed in
Chapter 4. Unless specified otherwise, the simulations were run at 25°C, and at
5V and 2V power supplies for the MaSIS and submicron circuits respectively.
The waveform characteristics of the submicron model are compared to the 21lm
MaSIS model. Propagation delays between the two models are compared. In
addition, the delays are compared against delays for AT&T's 1.25Ilm, and
O.91lm CMOS technologies. The AT&T delays were obtained from the published
data books.
5.2 Transistor Characteristics
5.2.1 IN Characteristics
Figures 5.1-5.4 show transistor IN characteristics for n- and p-channel
transistors for both the MOSIS and submicron models. The transistor sizes used
in the simulations were W/L=1 0llm/2Ilm, and W/L=10Ilm/O.35Ilm for the MOSIS
and submicron devices respectively. The device widths were kept the same so
direct comparisons could be made between the models. The first observation
between the IN curves is that the MaSIS curves appear to have a much steeper
slope in the saturation region, though this is not the case. The measured slopes
in saturation at the maximum VGS are 71.6IlAN, 51.8jlAN, 33.61J.AN, and
23.31lAN for the n-channel submicron and MOSIS devices, and the p-channel
submicron and MOSIS devices respectively. Increased slopes in the saturation
region could be indicative of channel length modulation. This effect occurs in
saturation where the excess drain voltage causes the drain depletion edge to
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move closer to the source, thus effectively narrowing the channel length. This
results in an increase in the device gain, thus increasing the current with
increasing VDS.
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One notable, and expected difference between the models is the differ-
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ence in drive capability or drain current The submicron model has approxi-
mately 2.5 times more drain current than the MOSIS model at VDS=VGS=VDD'
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The short channel effects of velocity saturation are not evident in the sub-
micron model. This effect results in the transition point between the linear and
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saturation regions to occur at the same value of Vos, regardless of VGs.
Another observation that may be deceiving from the IN curves is that the
submicron model appears to take a larger VOS to reach saturation than the
MOSIS model. Again this is only due to the different values of V00 for the mod-
els. Looking at the p-channel devices, the submicron model reaches saturation
at approximately 2VTH (two times the threshold voltage) for VGs=1.6V or -5VTH.
The MOSIS model reaches saturation at approximately 2VTH for VGS=4V or
-5VTH' Therefore, relative to threshold voltage, the IN curves for the models are
similar.
5.2.2 Subthreshold Characteristics
The subthreshold characteristics were simulated by monitoring los while
sweeping VGS, with VOS fixed at VOs=Voo, and Vos=O.1V. The simulations
were done at 125°C, which is the worst-case condition for subthreshold behav-
ior. The device sizes for the simulations were W/L=1 0llm/2Ilm, and W/L=10llml
O.351lm for the MOSIS and submicron devices respectively. The simulation
results are shown in Figures 5.5-5.8.
Several parameters can be extracted from subthreshold IN curves. The
parameters are loff' subthreshold swing (S), and t::.VG, a measure of drain-
induced barrier lowering. loff is the drain current measured at VG=OV, and VOS
=Voo. Subthreshold swing, S, is the inverse slope of 10g(los) vs. VGS, and indi-
cates a high density of states, or other processing related problems if the value
is unusually high [11]. Typical subthreshold swings are in the range of 80-90mVI
dec. A shift in two subthreshold curves at Vos=O.1 and VDS=VOO' at a constant
drain current is a measure of drain-induced barrier lowering, t::.VG [11]. t::.VG is
generally small for long channel devices, and becomes larger for shorter chan-
nel devices.
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The subthreshold parameters for the two models are shown in Tabfe 5.1.
Two values of loff, relative and absolute, are shown. The relative value of loff is
the value measured with equal device widths for both models (W=10llm). The
absolute value of loff is the value with the actual device widths used in the cir-
cuits. (For the submicron model, Wn=4/lm, Wp=8/lm, and for the MOSIS model
Wn=24.9Ilm, Wp=35.6Ilm.) loff values for the submicron model are greater for
the relative values of Ion, but are much less for the absolute values of Ion. This
is because the device widths are much greater for the MOSIS circuits. Also
notable is the values of Sand .1VG for the submicron model are significantly
less than the values for the MOSIS model.
The absolute Ion values for the submicron model are less than the
MOSIS model, but the values are small enough for a ULSI/GSI technology.
Requirements in loff are dependent on circuit applications, as mentioned in Sec-
tion 3.3.17. Requirements in SRAM design are more stringent than in logic
chips. Acceptable values of loff depends on the level of integration and on circuit
applications.
An experiment was performed to attempt to lower loff in the n-channel
submicron model by applying a body-to-source voltage. This application was
popular on NMOS chips where a negative voltage was generated by using a
substrate bias generator.
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Table 5.1 Subthreshold Parameters
N-Channel P-Channel
Parameter Submicron MaSIS Submicron MaSIS Units
Model Model Model Model
loft (absolute) 24 33 13.6 39.2 nA
loft (relative) 6 1.32 1.7 1.1 nNllm
S 104 264 101 255 mV/dec
tJ.VG 24.5 89 22.2 81 V
~ ~
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Figure 5.9 N·Channel Submlcron Subthreshold Curves with Substrate Bias
Figure 5.9 shows the subthreshold characteristics for the n-channel sub-
micron model with four different values of substrate bias. As seen in the figure,
applying a substrate bias can reduce loft comparable to the value of the MaSIS
model. This technique can be used for applications that have strict loft require-
~ ments, though it adds complexity to design and processing, and increases tran-
sistor sizes, resulting in larger chips. The circuits simulated in this work did not
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use a substrate bias. The circuits were simulated with a Vss=OV, resulting in a
worst-case evaluation based on subthreshold leakage.
5.2.3 Maximum Transconductance and Threshold Voltage Variation
Figures 5.10-5.13 show los vs. VG in the linear region of operation for n-
and p-channel transistors for both models. The transistor sizes are the same
sizes as those in the subthreshold simulations. Three parameters can be
derived from the plots. They are threshold voltage, threshold voltage with a max-
imum body-to-source voltage, and maximum transconductance. Maximum
transconductance was derived by differentiating the los vs. VG curve for
Vss=OV. The simulations were done at 25°C.
The transconductance for the submicron model is much greater than the
MOSIS model, as is expected. The values for the submicron model are approxi-
mately 5 and 6 times greater for the p- and n-channel device respectively.
The threshold voltage variations between the two models are compara-
ble. For Vss=-Voo, the change in threshold voltage increased by approximately
2VTH for both models.
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5.3 Inverter Characteristics
Transfer curves for an inverter circuit are shown in Figures 5.14-5.16.
The individual transfer curves are shown for each model, and Figure 5.16 is a
curve normalized by dividing Yin and Vout by VDD' Values for gain, input and
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output levels, and noise margin are shown in Table 5.2. Noise margin high and
low are defined as (NMH=VOH - V1H), and (NML=V1L - Vod.
The inverter transfer curves are almost identical, as shown in Figure 5.16.
The submicron model has a slightly steeper slope at the switching point. The
absolute noise margins for the submicron model are less than the MOSIS
model. This is expected mainly from the low operating voltage of the circuit. The
noise margins relative to Voo are actually better for the submicron devices. This
is very encouraging from a circuit point of view since operating at lower voltages
can be less noisy because there is less rail-to-rail voltage swing.
Table 5.2 Inverter Transfer Characteristics
Parameter Submicron Model Submicron Model MOSIS Model(Absolute) (Relative to Voo)
VOH (V) 2.0 5.0 5.0
VOL (V) 0.0 0.0 0.0
V1H (V) 1.05 2.63 2.57
V1L (V) 0.8 2.00 1.83
NMH(V) 0.95 2.38 2.43
NML (V) 0.80 2.00 1.83
Av -24 - -11
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5.4 Performance of Inverter, NAND, and NOR Gates
Propagation delay simulations were run on an inverter, a 2-input NAND
gate, and a 2-input NOR gate, as specified in section 4.4.2. The results of the
MOSIS and the submicron model are summarized in Table 5.3. For comparison,
data are shown for AT&T's 1.25Jlm and O.9Jlm CMOS 5V technologies. The
AT&T data were obtained from the Standard Cell data books. The simulations
were run for a fanout loading of 3 and 10 for each cell. With two data points, the
data was represented by an extrinsic and an intrinsic delay. The intrinsic delay is
the zero loading case, and the extrinsic delay represents the slope of the delay
versus fanout (or loading) curve. The absolute delay for a cell is obtained by
multiplying the extrinsic delay by the number of fanouts and adding the intrinsic
delay (1 = (extrinsic) x (# of fanouts) + intrinsic).
Several conclusions can be made from the data in Table 5.3. The propa-
gation delays become smaller in going from the 2Jlm MOSIS technology to the
2V submicron technology. In fact, the 2V submicron technology outperforms
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even the 5V 0.91lm AT&T technology. Table 5.4 below compares the average
delay for an inverter with a fanout of 3, and shows the sum of p- and n-channel
transistor widths to give an idea of the size differences between the technolo-
gies. The data reveals the 2V submicron technology is approximately five times
faster and smaller than the MOSIS technology, and 44% faster, and 61 %
smaller than AT&T's 0.91lm technology.
Table 5.3 Propagation Delays for an Inverter, NAND and NOR Gates
Inverter 2-lnput NAND 2-lnput NOR
Technology Delay Extrinsic Intrinsic Extrinsic Intrinsic Extrinsic Intrinsic(nsf (ns) (nsf (ns) (nsf (ns)fanout) fanout) fanout)
MOSIS Rise 0.559 0.165 0.574 0.370 0.890 0.381
Model Fall 0.365 0.327 0.524 0.505 0.362 0.486
1.25J.1m Rise 0.185 0.220 0.190 0.200 0.326 0.233
AT&T Fall 0.149 0.422 0.242 0.427 0.149 0.422
0.9J.1m Rise 0.132 0.120 0.132 0.120 0.254 0.160
AT&T Fall 0.106 0.370 0.214 0.280 0.106 0.370
Submicron Rise 0.102 0.049 0.102 0.055 0.162 0.044
Model Fall 0.087 0.061 0.119 0.052 0.087 0.073
Table 5.4 Delay and Transistor Width Comparison
Average Delay, ~% Transistor Width ~%
Technology Inverter, (relative to (Wn+Wp) (relative to(fanout=3)
(ns) row above) (Ilm) row above)
MOSIS 1.633 - 60.5 -
1.251lm 0.822 -50% 48 -21%AT&T
0.91lm 0.602 -27% 31 -35%AT&T
Submicron 0.339 -44% 12 -61%
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Another observation concerning the data in Table 5.3 is that the delays
for the 'Submicron technology are more symmetric oVer loading and cell type
than the other technologies. Shown in Figure 5.17 are the waveforms for the
inverter, NAND, and NOR gates for a fanout of 10.
1.6
1.4
0.8
o
Figure 5.17 Inverter, NAND, and NOR Gates- Fanout=10
5.5 RS Latch
20 (x lE-9)
Propagation delay simulations were run on the RS latch circuit shown in
Figure 4.1. Delays were measured for R rising to Q falling, QN rising, and for S
rising to Q rising, QN falling. The delays are shown in Table 5.5. The delays for
the submicron circuit are approximately five times faster than the MOSIS circuit,
and about 42% faster than the O.9~m technology. The waveforms for the submi-
cron circuit are shown in Figure 5.18.
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Table 5.5 RS Latch Delays
Delay
Propagation Delay
Technology Extrinsic Intrinsic(From - To) (ns/fanout) (ns)
Rlto a.!. 0.362 0.503
.Rlto aNI 1.426 0.661
MOSIS
SI to al 1.413 0.731
SI to aN.!. 0.336 0.576
Rlto a.!. 0.128 0.573
1.25mm Rlto aNI 0.489 0.844
AT&T SI to al 0.489 0.844
81 to aN.!. 0.128 0.573
Rlto a.!. 0.106 0.430
0.9mm Rlto aNI 0.386 0.630
AT&T SI to al 0.386 0.630
SI to aN.!. 0.106 0.430
RI to a.!. 0.087 0.103
Rlto aNI 0.291 0.157
Submicron
SI to al 0.291 0.140
81 to QN.!. 0.087 0.103
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5.6 2·Bit Full Adder
20 (x 1E-9)
The full adder circuit was simulated to verify functionality, and measure
propagation delay and power dissipation. Propagation delay was measured
from input A falling to outputs ZeN rising, and ZSN falling, with inputs 8=1, and
C=O. This measured the fastest and slowest paths in the circuits. The delays are
shown in Table 5.6, and reveal the same type of performance advantage with
the submicron technology as seen in the previous circuits. The functionality was
verified by exercising the truth table shown in Table 4.3. The simulation results
for the submicron circuit is shown in Figure 5.19.
Power dissipation was measured for the full adder circuit by integrating
the power supply current while cycling through the truth table (8 cycles). The
power dissipation for the MOSIS and submicron circuits was 1.11 mW and
101 JlW respectively. This represents a factor of 11, or a 91 % power reduction
with the 2V submicron technology. This type of power savings coupled with the
performance advantage of the submicron technology, make ULSI/GIS integra-
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tion not only feasible, but very attractive.
Table 5.6 2·Bit Full Adder Propagation Delays
Delay (8=1, C=O)
Technology A.1 to ZCNi AJ. to ZSN
(ns) (ns)
MOSIS 2.257 3.830
1.25Jlm AT&T 0.871 1.728
0.9Jlm AT&T 0.740. 1.500
Submicron 0.328 0.573
(x 1E-9)
(x lE-9)
(x 1E-9)
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5.7 Simple Dynamic Latch with Transmission Gates
The circuit shown in Figure 4.3 was simulated to verify the funct.ionality of
transmission gates. The simulations verified the transmission gates pass logic
levels well, and exhibit good off behavior. The simulation results are shown in
Figure 5.20.
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Chapter 6
Summary and Conc,lusions
The purpose of this work was tb study the simulated behavior and perfor-
mance of CMOS circuits operated at 2 volts, using a SPICE Level 3 model
developed to represent a O.2511m technology. The submicron model was scaled
from a 211m CMOS MOSIS model. The full, constant voltage, two parameter,
and subthreshold scaling theories were summarized. The equations of the Level
3 SPICE model were shown, and some limitations of the model were presented.
Values for the parameters of the Level 3 SPICE model were derived for the sub-
micron model. The circuits used to evaluate the performance and behavior of
the model were described, and the methodology used to determine transistor
sizes for the circuits was shown. The simulation results for the MOSIS and sub-
micron model were compared; common behavior between the models, as well
as the differences were noted.
This work revealed some positive aspects of the 2V submicron technol-
ogy, as well as some potential problems that will need further engineering in
order for the technology to become a realization. The potential problems are
subthreshold current (Ioff) and low absolute noise margins.
Potential problems in loff depends on the degree of integration and on the
circuit. For logic applications loff may be acceptable, but for SRAM designs it
may not. With every technology there are specific problems that are recognized
and engineering solutions to help alleviate the problem. For example, in present
technologies there is considerable drain engineering to help control hot-carriers.
In a low voltage deep submicron technology particular attention will have to paid
to the transistor structure and processing techniques to reduce subthreshold
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currents.
Though the absolute noise margins for the submicron technology were
low, the noise margins relative to VDD were excellent, and better than the
MOSIS technology. Low absolute noise margins are inherent to low voltage
operation. Reductions in noise will have to be engineered into every aspect of a
system from circuit/chip design, to packaging technology, and board-level sys-
tem design. Though noise levels are reduced simply by operating at lower volt-
ages because rail-to-rail switching is less, there will be larger switching
transients because the switching speeds are increased (V=L(di/dt)). Additionally,
due to the level of integration there will be more devices switching at the same
time.
The encouraging aspects of the 2V submicron technology are the perfor-
mance advantages, the reduced power dissipation, and the reduced transistor
sizes. Simulations revealed that the submicron technology was five times faster
.and smaller than the 211m MOSIS technology, and power consumption was
reduced by a factor of 11. Additionally, the overall behavior of the circuits operat-
ing at 2 volts was sound. The results shown in this work reveal the types of ben-
efits that can be realized from a 2V, O.251lm technology.
Advancements to deep submicron technologies will require research in
diverse fields, such as device structures, device physics, device modeling, pro-
cessing, and materials research. Breakthroughs in each of these disciplines will
have to occur for the realization of deep s-ubmicron CMOS technologies, thus
making the microelectronics industry a dynamic, challenging, and exciting field
to be in.
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